Difference between revisions of "APF6 SP Interfaces description"
From ArmadeusWiki
(→Howto) |
(→Links) |
||
(3 intermediate revisions by the same user not shown) | |||
Line 25: | Line 25: | ||
* [[APF6_SP_The_full_howto | The full FPGA howto for the APF6_sp, with PCIe, DDR3 and I/O]] | * [[APF6_SP_The_full_howto | The full FPGA howto for the APF6_sp, with PCIe, DDR3 and I/O]] | ||
− | * [[ | + | * [[Qsys_USB_BLASTER_Jtag-avalon-MM | Use JTaG USB-Blaster to access avalon bus memory on APF6_SP FPGA]] |
= Links = | = Links = | ||
+ | |||
+ | * [[Pci debug]]: a tool for read/write in PCIe BAR. |
Revision as of 13:36, 5 August 2019
Introduction
This page describe the FPGA interfaces for APF6_SP.
i.MX6 to CycloneV
DDR3 to CycloneV
Pinouts
Howto
- The full FPGA howto for the APF6_sp, with PCIe, DDR3 and I/O
- Use JTaG USB-Blaster to access avalon bus memory on APF6_SP FPGA
Links
- Pci debug: a tool for read/write in PCIe BAR.