Difference between revisions of "Chisel"
(Created page with "= Introduction = Introduction from the [https://www.chisel-lang.org/ official website]. Chisel is a hardware design language that facilitates advanced circuit generation and...")
Revision as of 12:46, 3 October 2019
Introduction from the official website.
Chisel is a hardware design language that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parametrizable circuit generators that produce synthesizable Verilog. This generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the Chisel Standard Library, raising the level of abstraction in design while retaining fine-grained control.