Difference between revisions of "OPOS6UL SP Interfaces description"

From ArmadeusWiki
Jump to: navigation, search
(FPGA configuration protocol)
(Default configuration on CSx)
Line 21: Line 21:
  
 
=== Timings ===
 
=== Timings ===
 +
 +
=== HDL register access example ===
 +
 +
=== Pinout ===
  
 
== FPGA Interrupt ==
 
== FPGA Interrupt ==

Revision as of 07:52, 12 September 2018


Page under construction... Construction.png Informations on this page are not guaranteed !!

Introduction

This article describe the bus interface communication between the i.MX6UL(L) and the spartan6. In i.MX6UL(L) the bus used to make communication with the FPGA is named EIM for External Interface Module.


Simplified view

Default configuration on CSx

Clocks

Chip Select

Timings

HDL register access example

Pinout

FPGA Interrupt

FPGA configuration protocol

Links

<< FPGA general page