Difference between revisions of "Using FPGA"

From ArmadeusWiki
Jump to: navigation, search
(Design Tools)
(FPGA Interfaces)
Line 16: Line 16:
 
* '''APF51''': [[IMX51-Spartan6 interface description]]
 
* '''APF51''': [[IMX51-Spartan6 interface description]]
 
* '''APF6_SP''': [[APF6_SP Interfaces description]]
 
* '''APF6_SP''': [[APF6_SP Interfaces description]]
 +
* '''OPOS6UL_SP''': [[OPOS6UL_SP Interfaces description]]
  
 
| width="50%" |
 
| width="50%" |

Revision as of 13:10, 22 August 2018


Developing on the APF FPGA

FPGA Interfaces

Using Armadeus FPGA

Manage the FPGA from Armadeus distribution.

Make some examples

These examples give the basis to make VHDL design for FPGA.



Design Tools

Description of tools used to simulate, to synthesize, and to download/configure FGPA.

Xilinx

Altera

Lattice


Automatize FPGA design making

Peripherals On Demand

For complex projects, POD should be used to simplify design.

Migen

With migen, it's possible to develop FPGA design in Python then generate Verilog for synthezis.

Chisel

With Chisel, it's possible to develop FPGA design in Scala then generate C++ model for simulation and Verilog model for synthezis.

VHDL

Verilog

Links

Some useful links.

Wishbone

Spartan

CycloneV