Introduction from the official website.
Chisel is a hardware design language that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parametrizable circuit generators that produce synthesizable Verilog. This generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the Chisel Standard Library, raising the level of abstraction in design while retaining fine-grained control.
Chisel is used in some internal Armadeus project. This page list some opensourced chisel components written by Armadeus.
All chisel modules presented here are wrote in Chisel3 and must be "published localy" to be used.
This package contain specific armadeus code to drive FPGA soldered on apf boards.
This module is used to do the Wishbone plumbing across different wishbones master and slave modules. It can generate Intercon as described in the wishbone documentation.
spi2wb is a Wisbone master driven by SPI. It permit read/write under a design with a simple spi master.
MDIO is a Wishbone slave used to write frames on phy mdio bus.