Difference between revisions of "Controlling processor temperature"
From ArmadeusWiki
(New page: This page currently only apply to APF6 SOM, where multiple cores and video codecs/3D accelerators usage may require to monitor and control i.MX chip internal temperature. ==Sensing ch...) |
(→Sensing chip T°) |
||
| Line 9: | Line 9: | ||
</pre> | </pre> | ||
(here we see ~38°C on an APF6 Dual idle module) | (here we see ~38°C on an APF6 Dual idle module) | ||
| + | |||
| + | ==Reducing chip T°== | ||
| + | * Dynamic frequency scaling: TBDL | ||
| + | * Using a mechanical passive dissipator: TBDL | ||
==Links== | ==Links== | ||
Revision as of 16:04, 18 March 2015
This page currently only apply to APF6 SOM, where multiple cores and video codecs/3D accelerators usage may require to monitor and control i.MX chip internal temperature.
Sensing chip T°
- By default APF6 mainline and legacy kernels are configured with THERMAL infrastructure activated.
- So you can monitor chip temperature (in m°C) with:
# cat /sys/devices/virtual/thermal/thermal_zone0/temp 37627
(here we see ~38°C on an APF6 Dual idle module)
Reducing chip T°
- Dynamic frequency scaling: TBDL
- Using a mechanical passive dissipator: TBDL
