Difference between revisions of "Using FPGA"
From ArmadeusWiki
(→Verilog) |
|||
Line 108: | Line 108: | ||
''' CycloneV''' | ''' CycloneV''' | ||
* [https://www.altera.com/products/fpga/cyclone-series/cyclone-v/overview.html CycloneV overview from altera] | * [https://www.altera.com/products/fpga/cyclone-series/cyclone-v/overview.html CycloneV overview from altera] | ||
+ | |||
+ | |||
| width="50%" | | | width="50%" | | ||
+ | |||
+ | [[File:Open_source_fpga_map.svg]] | ||
+ | |||
+ | |||
|} | |} |
Revision as of 07:59, 13 September 2018
Developing on the APF FPGA
FPGA Interfaces
|
Using Armadeus FPGAManage the FPGA from Armadeus distribution.
|
Make some examplesThese examples give the basis to make VHDL design for FPGA.
|
Design ToolsDescription of tools used to simulate, to synthesize, and to download/configure FGPA. Xilinx Altera Lattice
|
Automatize FPGA design makingPeripherals On DemandFor complex projects, POD should be used to simplify design. MigenWith migen, it's possible to develop FPGA design in Python then generate Verilog for synthezis. ChiselWith Chisel, it's possible to develop FPGA design in Scala then generate C++ model for simulation and Verilog model for synthezis. |
VHDL
Verilog
|
LinksSome useful links. Wishbone Spartan CycloneV
|
|