Difference between revisions of "Using FPGA"
From ArmadeusWiki
(→Developing on the APF FPGA) |
(→Design Tools) |
||
Line 58: | Line 58: | ||
* [[Diamond | Install Lattice Diamond]] | * [[Diamond | Install Lattice Diamond]] | ||
+ | '''Microsemi''' | ||
+ | * [[Libero | Install Libero]] | ||
|---------------- | |---------------- |
Revision as of 14:41, 30 October 2018
Developing on the APF FPGA
FPGA Interfaces
|
Using Armadeus FPGAManage the FPGA from Armadeus distribution.
|
Make some examplesThese examples give the basis to make VHDL design for FPGA.
|
Design ToolsDescription of tools used to simulate, to synthesize, and to download/configure FGPA. Xilinx Altera Lattice Microsemi |
Automatize FPGA design makingPeripherals On DemandFor complex projects, POD should be used to simplify design.
|
HDLVHDL
Verilog
Synthesizable Synchronous HDLMigenWith migen, it's possible to develop FPGA design in Python then generate Verilog for synthezis. ChiselWith Chisel, it's possible to develop FPGA design in Scala then generate C++ model for simulation and Verilog model for synthezis. Armadeus system can help you to integrate a Chisel project on Armadeus board. |
LinksSome useful links. Wishbone Spartan CycloneV OpenSource |
|