Difference between revisions of "Using FPGA"
(→Design Tools) |
(→Synthesizable Synchronous HDL) |
||
Line 97: | Line 97: | ||
==== [[Chisel]] ==== | ==== [[Chisel]] ==== | ||
− | With Chisel, it's possible to develop FPGA design in Scala then generate C++ model for simulation and Verilog model for | + | With Chisel, it's possible to develop FPGA design in Scala then generate C++ model for simulation and Verilog model for synthesis. Armadeus system can help you to integrate a Chisel project on Armadeus board. |
+ | |||
+ | ==== [[SpinalHDL]] ==== | ||
+ | |||
+ | [https://github.com/SpinalHDL/SpinalHDL Another HDL generator] (VHDL) written in Scala. | ||
|---------------- | |---------------- |
Revision as of 14:18, 29 April 2019
Developing on the APF FPGA
FPGA Interfaces
|
Using Armadeus FPGAManage the FPGA from Armadeus distribution.
|
Make some examplesThese examples give the basis to make VHDL design for FPGA.
|
Design ToolsDescription of tools used to simulate, to synthesize, and to download/configure FGPA. Xilinx Altera Lattice Microsemi |
Automatize FPGA design makingPeripherals On DemandFor complex projects, POD should be used to simplify design. FuseSoCFuseSoC is a builder written in Python used to automatize FPGA constructions |
HDLVHDL
Verilog
Synthesizable Synchronous HDLMigenWith migen, it's possible to develop FPGA design in Python then generate Verilog for synthezis. ChiselWith Chisel, it's possible to develop FPGA design in Scala then generate C++ model for simulation and Verilog model for synthesis. Armadeus system can help you to integrate a Chisel project on Armadeus board. SpinalHDLAnother HDL generator (VHDL) written in Scala. |
LinksSome useful links. Wishbone Spartan CycloneV OpenSource |
|